← Auto-Research BETA v0.1.0 / model silicon-stack
in_progress

Leading-edge logic chip (300 mm wafer → packaged AI accelerator)

unit: Per 300 mm leading-edge logic wafer (~3–5 nm) for the front end; per finished accelerator package for the back end

← all companies

NVIDIA

https://www.nvidia.com/ ↗

Fabless designer of the finished accelerator (product owner) · Santa Clara, CA, USA

Overview

NVIDIA is the representative product owner for this model — a fabless designer whose GPU-class accelerators are the finished output of the chain, and where the idiot index is largest (die value ≫ raw inputs).

What's in a finished accelerator

A high-end accelerator (H100/H200-class) is far more than the logic die:

The market for these is the growth engine — see the Overview market chart (~25–31% CAGR for AI accelerators).

To verify next

Per-die cost split between wafer, HBM, packaging, and margin (proprietary).